

10/035503

METHOD OF FABRICATING DEEP SUB-MICRON CMOS
SOURCE/DRAIN WITH MDD AND SELECTIVE CVD SILICIDE

5 Inventors: Katsuji Iguchi
Sheng Teng Hsu
Yoshi Ono
Jer-shen Maa

Cross Reference to Related Applications

10 This application is a continuation-in-part of application
Serial No. 09/649,382, filed August 28, 2000, entitled "Method of
Fabricating Deep Sub-Micron CMOS Source/Drain with MDD and
Selective CVD Silicide," invented by Iguchi et al.

15 Field of the Invention

This invention relates to metal-oxide-semiconductor (MOS)
and complimentary metal-oxide-semiconductor (CMOS) integrated circuit
(IC) fabrication processes, and specifically to a new process requiring
fewer steps than conventional sub-micron MOS and CMOS fabrication
20 processes.

Background of the Invention

Known state-of-the-art processes for fabricating source/drain
regions of active devices in integrated circuits including MOS and CMOS
25 transistors require implantation of low dose ions, which is known as LDD
implantation, followed by the formation of a gate sidewall insulator and
n+ and p+ ion implantation. After n+ and p+ ion implantation, a salicide

process generally is required to reduce any parasitic resistance in the source/drain region of the device. This requires, using conventional fabrication techniques, four separate masks operations: two masks are required for LDD ion implantation, a third mask is required for n+ ion implantation and a fourth mask is required for p+ ion implantation. An example of a salicide process is the deposition of a refractory metal, followed by a rapid thermal annealing (RTA) process to form a mono-silicide. After RTA, the un-reacted metal is etched away, followed by another RTA step to form a low resistance di-silicide.

It would be advantageous to have a method of fabricating MOS devices and CMOS devices in which the number of mask levels and ion implantation steps are reduced.

It would also be advantageous to have such a method in which a silicide layer is provided using only a single selective CVD silicide deposition.

Summary of the Invention

The invention provides a method of forming a MOS device on a silicon substrate. Steps in one illustrative embodiment of the invention comprise preparing a substrate to contain a conductive region of a first conductivity type having a first device active area; forming a gate electrode structure on the first device active area, the gate electrode structure including a gate electrode and insulating sidewalls; implanting ions of an opposite conductivity type from that of said first device active

area into the exposed portions of said conductive region to form source and drain regions on opposite sides of said gate structure; and depositing by selective CVD a silicide layer over said source and drain regions.

5 The preferred method of the invention further includes, in the implanting step, implanting ions using plasma immersion ion implantation at an energy in a range of about 0.5 keV to 2 keV, a dose in a range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$, to yield a surface ion concentration in the source and drain regions in a range of about $1.0 \times 10^{19} \text{ cm}^{-3}$ to $1.0 \times 10^{22} \text{ cm}^{-3}$.

10 An alternative preferred embodiment of the invention provides for carrying out the implanting step, using low energy ion implantation, before the formation of the gate sidewalls. When low energy ion implantation is used, ion implantation is carried out at an energy in a range of about 0.5 keV to 10 keV, a dose in a range of about
15 $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$, to yield a surface ion concentration in the source and drain regions in a range of about $1.0 \times 10^{19} \text{ cm}^{-3}$ to $1.0 \times 10^{22} \text{ cm}^{-3}$.

In another alternative embodiment of the invention, a method of forming a CMOS device on a silicon substrate is provided. In this embodiment the substrate is prepared to contain a conductive region
20 of a first type having a first device active area therein; and to contain a conductive region of a second type having a second device active area therein. Steps further include forming a gate electrode on the first and second active areas; depositing and forming a gate electrode sidewall insulator layer on each gate electrode; masking the conductive region of

the first type; implanting ions of a first type into the exposed portions of the conductive region of the second type to form a source region and a drain; stripping the mask; masking the conductive region of the second type; implanting ions of a second type into the exposed portions of the conductive region of the first type to form a source region and a drain region; stripping the mask; and depositing, preferably by selective CVD, a silicide layer over the source/drain regions of the first and second device active areas.

Additional steps in the alternative embodiment include implanting ions to form the source/drain regions using plasma immersion ion implantation as described above.

In a further embodiment of the present invention, CMOS devices are formed by the above-described steps except that the ion implantation is carried out before the gate sidewalls are formed using low energy ion implantation, and the gate sidewalls are formed after the ion implantation steps.

Brief Description of the Drawings

Figs. 1-6 depict steps of the method of the invention for plasma immersion ion implantation.

Figs. 7-11 depict steps of the method of the invention for low energy ion implantation.

Detailed Description of the Preferred Embodiment

The method of the invention will first be described for formation of CMOS devices on a substrate. The invention provides a technique for the fabrication of CMOS devices wherein at least two of the masking and photoresist stripping steps used in conventional CMOS fabrication are eliminated. Additionally, a salicide layer is deposited in a single chemical vapor deposition (CVD) process step, thereby reducing time and cost in the fabrication process. One embodiment of the invention uses plasma immersion ion implantation, which is generally effective to form the desired CMOS, and is the preferred embodiment. Low energy ion implantation may also be used and is provided for in an alternative embodiment of the invention.

"Sub-micron" means that the gate electrode used in the structure of the invention is less than 1000 nm in width. It will be appreciated that any suitable integrated circuit interconnect material, which includes all refractory metals, the most common of which is aluminum, may be used. In the examples provided herein, a p-well is formed in an n-type substrate, although the structure and fabrication process may also be used to provide a n-well formed in a p-type substrate to form a complimentary metal-oxide semiconductor (CMOS) device.

Plasma Immersion Ion Implantation

Referring now to Fig. 1, a structure 10 includes a substrate 12, which may be single-crystal silicon, and, in the preferred embodiment,

is a n-type substrate. State-of-the-art processes are performed to form a p-well 14, a first device active area, in an n-channel region, also referred to herein as a conductive region of a first type. An n-well 16 is provided in substrate 12, which functions as a second device active area, in a p-channel region, also referred to herein as a conductive region of a second type. The terms "first type" and "second type" are alternatively referred to herein as "first conductivity type" and "second conductivity type," respectively, and refer, respectively, to n-type or p-type semiconductor material wherein the first conductivity type is the opposite of the second.

Proper device isolation and threshold voltage adjustments are made to the substrate, resulting in isolation regions 21, followed by gate oxidation, and gate electrode formation, resulting in a p-well gate electrode 18 over a gate region 17, and an n-well gate electrode 20 over a gate region 19.

A thin layer of insulator, such as silicon oxide or silicon nitride, is deposited by CVD, and formed by plasma anisotropic etching, to form gate electrode sidewall insulator layers 22, 24 on gate electrodes 18, 20, respectively, as shown in Fig. 2.

Referring now to Fig. 3, a layer of photoresist 26 is formed over the p-channel region, which in the embodiment show is the second device active area. Plasma immersion ion implantation is performed to implant ions of the n-type, which in this embodiment will be referred to as ions of a second type, into the exposed portions of the first device active area 14. Arsenic or phosphorus ions are implanted by plasma immersion ion implantation at an implant energy in a range of about 0.5 keV to 2

keV, to dope the surface of p-well 14. The preferred dose of implanted ions is generally in the range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$. The result is the formation of a n+ source region 30 and an n+ drain region 32. The surface concentration of ions in the n+ source/drain region is between
5 1×10^{19} to $1 \times 10^{22} \text{ cm}^{-3}$. The process for forming the source/drain regions in this and the other embodiments of the invention described herein results in a medium (or moderately) doped drain (MDD) device. Mask 26 is then stripped.

Next, and now referring to Fig. 4, a photoresist mask 34 is
10 deposited over the n-channel region, which is the first device active area 14. Plasma immersion ion implantation is performed to implant ions of the p-type, into the exposed portions of the second device active area 16. Boron or BF_2 ions are implanted using plasma immersion ion
15 implantation, again at an implant energy in a range of about 0.5 keV to 2 keV, to dope the surface of the p-channel region 16. The preferred dose of implanted ions is generally in the range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$. The result is the formation of a p+ drain region 38 and a p+ source region 40. The surface ion concentration of the p+ source/drain region is generally in the range of 1×10^{19} to $1 \times 10^{22} \text{ cm}^{-3}$. Mask 34 is stripped.

20 Turning to Fig. 5, silicide layers are deposited over the source and drain regions, resulting in silicide layers 42 in the n-channel region and silicide layers 44 in the p-channel region. The silicide is deposited by selective CVD of silicide only onto the conductive areas of the substrate, including the source, gate electrode, and drain regions. Selective CVD of

silicide does not deposit silicide on insulating surfaces such as the isolation regions 21 and gate sidewalls 22, 24. Selective CVD of silicide is a prior art process known to those skilled in the art of IC fabrication. See for example, Maa et al., "Selective Deposition of TiSi₂ On Ultra-Thin

- 5 Silicon-on-Insulator (SOI) Wafers," Thin Solid Films, Vol. 332, pp. 412-417, 1998; Maa, et al., "Effects on Selective CVD of Titanium Disilicide by Substrate Doping and Selective Silicon Deposition," Mat. Res. Soc. Symp. Proc., Vol. 564, pp. 85-89, 1999; Maa et al., "Prevention of Corner Voiding in Selective CVD Deposition of Titanium Silicide on SOI Device," Mat.
- 10 Res. Soc. Symp. Proc., Vol. 564, pp. 29-34, 1999; and Maa et al., "Selectivity to Silicon Nitride in Chemical Vapor Deposition of Titanium Silicide," J. Vac. Sci. Technology B 17(5), Sept/Oct 1999, pp. 2243-47.

The structure is activated by annealing, either before or after the selective CVD deposition step. A suggested anneal for use with this

15 and the other embodiments of the present invention described herein is at a temperature generally in the range of 600°C to 1000°C for between approximately 10 seconds and 30 minutes.

As shown in Fig. 6, a layer of oxide 46 is deposited by CVD, followed by metallization. Electrode 48 is connected to what is now

20 nMOST source 30, electrode 50 to nMOST gate 18, electrode 52 to nMOST drain 32, electrode 54 to pMOST drain 38, electrode 56 to pMOST gate 20 and electrode 58 to pMOST source 40.

The low energy plasma immersion ion implantation may cause a significant lateral penetration of ions through the insulator

sidewall spacer at the gate electrode. Therefore, a proper sidewall insulator thickness and a proper gate-to-source/drain overlap is obtained by using well-known techniques for selecting the sidewall thickness. See, for example, N. W. Cheung, "Plasma Immersion Ion Implantation for
5 Semiconductor Processing," Materials Chemistry and Physics, Vol. 46, (1996), p.132 - 139.

It will be readily appreciated by those skilled in the art that the order in which the first and second device active areas 14, 16 are masked and implanted is arbitrary and may be reversed. For example,
10 the method may alternatively be carried out by first masking the first device active area 14, as shown in Fig. 4, implanting ions of a first type into the second device active area 16, stripping the mask, and then masking the second device active area 16, as shown in Fig. 3, and
15 implanting ions of a second type into the first device active area 14. The other steps of the method will be unchanged.

Low Energy Ion Implantation

The lateral penetration of doping ions is very small using traditional low energy ion implantation . The process sequence of the
20 preferred embodiment are modified to form the sidewall insulator after the source and drain regions have been formed, as shown and described with reference to Figs. 7-11.

Turning now to Fig. 7, a structure 70 includes a substrate 72, which may be single-crystal silicon. State-of-the-art processes are

performed to form a p-well 74, in an n-channel region of structure 70; an n-well 76 in a p-channel region of structure 70. Proper device isolation, resulting in the formation of isolation regions 77, and threshold voltage adjustments are made, followed by gate oxidation, and gate electrode formation, resulting in a p-well gate region 78 having a p-well gate electrode 80 thereover, and an n-well gate region 82 having an n-well gate electrode 84 thereover. Sidewalls are not formed adjacent gate electrodes 80, 84 at this time.

As shown in Fig. 7, a layer of photoresist 86 is formed over the n-channel region, also called the first device active area 74, and over the p-channel region, also called the second device active area 76. Portions of the photoresist over the n-channel are etched to expose the surface of the first device active area, p-well 74. Low energy ion implantation of phosphorus or arsenic ion is performed in a range of about 0.5 keV to 10 keV, to dope the surface of p-well 74. The preferred dose of implanted ions is generally in the range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$. The result is the formation of a n+ source region 90 and an n+ drain region 92. The surface concentration of ions in the n+ source/drain regions is between $1 \times 10^{19} \text{ cm}^{-3}$ to $1 \times 10^{22} \text{ cm}^{-3}$. Mask 86 is then stripped.

Now referring to Fig. 8, a photoresist mask 94 is deposited over the n-channel region 74, also called the first device active area. Low energy ion implantation of boron or BF_2 ions is performed, again in a range of about 0.5 keV to 10 keV, to dope the surface of the second device active area 76. The preferred dose of implanted ions is generally in the

range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$. The result is the formation of a p+ drain region 98 and a p+ source region 100. The surface ion concentration of the p+ source/drain regions is generally in the range of $1 \times 10^{19} \text{ cm}^{-3}$ to $1 \times 10^{22} \text{ cm}^{-3}$. Mask 94 is then stripped.

5 As shown in Fig. 9, a thin layer of insulator, such as silicon oxide or silicon nitride, is deposited by CVD, and plasma anisotropic etched to form sidewall insulators 102 and 104 about gate electrodes 80 and 84, respectively.

10 Turning to Fig. 10, following the formation of sidewalls 102, 104 silicide is selectively deposited by CVD, including over the source and drain regions, and the gate electrodes 80, 84 resulting in silicide layers 106 in the n-channel region and silicide layers 108 in the p-channel region. The preferred silicide film includes titanium silicide but is not limited to titanium silicide. The deposition can be carried out in a RTCVD
15 reactor using gas mixture include TiCl_4 , silane, dichlorosilane, and hydrogen. When other silicide film, such as cobalt silicide, nickel silicide is chosen, proper precursor will be used to replace TiCl_4 .

20 As shown in Fig. 11, a layer of oxide 110 is deposited by CVD, followed by passivation and metallization. Electrode 112 is connected to what is now CMOS 124 nMOST source 90, electrode 114 to nMOST gate 80, electrode 116 to nMOST drain 92, electrode 118 to pMOST drain 98, electrode 120 to pMOST gate 84, and electrode 122 to pMOST source 100.

 A method of forming CMOS transistors has been described in accordance with the present invention. The present invention also is

10035503-103504
T030T-0552001

suitable for forming MOS devices wherein all devices formed have the same conductivity types in the substrate active device areas. In describing the formation of MOS transistors in accordance with the present invention, reference will be made to only the left half of Figs. 1-11
5 wherein n-channel devices are formed. It will be readily understood that the invention is equally suitable for forming p-channel devices using the same method, but opposite conductivity type substrates and implanted ions.

Referring to the left half of Figs. 1-6, a method is provided of
10 forming a MOS device on a silicon substrate 12. The substrate is prepared having a first device active area 14, which in this description will be of p-type conductivity. A gate electrode structure is formed on the first device active area 14, the gate structure includes electrode 18 and insulating sidewalls 22. The substrate, gate, and sidewalls are formed as
15 described above in the previous embodiments.

Referring now to Fig. 3, ions are implanted of an opposite conductivity type from that of the first device active area 14 into the exposed portions of the substrate to form source and drain regions on opposite sides of said gate structure. In this embodiment, n-type ions are
20 implanted into p-well 14. Plasma immersion ion implantation is performed to implant ions of the n-type in this embodiment into the exposed portions of the first device active area 14. Arsenic or phosphorus ions are implanted by plasma immersion ion implantation at an implant energy in a range of about 0.5 keV to 2 keV, to dope the surface of p-well

14. The preferred dose of implanted ions is generally in the range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$. The result is the formation of a n+ source region 30 and an n+ drain region 32. The surface concentration of ions in the n+ source/drain region is between 1×10^{19} to $1 \times 10^{22} \text{ cm}^{-3}$.

5 Turning to Fig. 5, silicide layers are deposited over the source and drain regions 30, 32, resulting in silicide layers 42 in the n-channel region. The silicide is deposited by CVD of silicide onto the conductive areas of the substrate, including the source, gate electrode, and drain regions.

10 Finally, as shown in Fig. 6, a layer of oxide 46 is deposited by CVD, followed by metallization. Electrode 48 is connected to what is now nMOST source 30, electrode 50 to nMOST gate 18, electrode 52 to nMOST drain 32.

15 Referring to the left half of Figs. 7-11, a method is provided of forming a MOS device on a silicon substrate 72 using low energy ion implantation instead of plasma immersion ion implantation. Referring to Fig. 7, the substrate is prepared having a first device active area 74, which in this description will be of p-type conductivity. A gate electrode structure is formed on the first device active area 74, the gate structure
20 includes electrode 80, but not insulating sidewalls. The substrate, gate, and sidewalls are formed as described above in the previous embodiments.

Referring now to Fig. 8, ions are implanted of an opposite conductivity type from that of the first device active area 74 into the exposed portions of the substrate to form source and drain regions on

opposite sides of said gate structure. In this embodiment, n-type ions are implanted into p-well 74. Low energy ion implantation is performed to implant ions of the n-type in this embodiment into the exposed portions of the first device active area 74. Arsenic or phosphorus ions are implanted
5 by low energy ion implantation at an implant energy in a range of about 0.5 keV to 10 keV, to dope the surface of p-well 74. The preferred dose of implanted ions is generally in the range of about $1.0 \times 10^{14} \text{ cm}^{-2}$ to $1.0 \times 10^{15} \text{ cm}^{-2}$. The result is the formation of a n+ source region 90 and an n+ drain region 92. The surface concentration of ions in the n+ source/drain region
10 is between 1×10^{19} to $1 \times 10^{22} \text{ cm}^{-3}$.

Then insulating sidewalls 102 are formed around gate electrode 80, as shown in the left half of Fig. 9.

A silicide layer is then deposited over the source and drain regions 90, 92, and over gate electrode 80, resulting in silicide layers 108,
15 as shown in Fig. 10. The silicide is deposited by CVD of silicide onto the conductive areas of the substrate, including the source, gate electrode, and drain regions.

Finally, as shown in Fig. 11, a layer of oxide 110 is deposited by CVD, followed by metallization. Electrode 112 is connected to what is
20 now nMOST source 90, electrode 114 to nMOST gate 80, and electrode 116 to nMOST drain 92.

The throughput of plasma immersion ion implantation is many times higher than that of the traditional ion implantation. Processing time increases proportionately with wafer area when using

traditional ion implantation, whereas it is constant for plasma immersion ion implantation, so the advantage is magnified as substrate sizes increase. Therefore the plasma immersion ion implantation method is preferred over the traditional ion implantation method.

5 Thus, a method for fabricating deep sub-micron MOS and CMOS source/drain with MDD and selective CVD silicide has been disclosed. It will be appreciated that further variations and modifications thereof may be made within the scope of the invention as defined in the appended claims.

10

10034503-102504
T0520T-005200T